Design Verification Engineer
New Today
1 day ago Be among the first 25 applicants
Get AI-powered advice on this job and more exclusive features.
Elite People Partners Ltd provided pay range
This range is provided by Elite People Partners Ltd. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range
Direct message the job poster from Elite People Partners Ltd
Due to our continued growth, our semiconductor client is looking for a Verification Engineers (Functional or Formal) to join their cutting-edge SoC team in the development of ASICs. The successful candidate will be working with experts in different aspects of SoC development on state of the art projects.
You will be given the opportunity to undertake role specific training to further develop your knowledge, experience and further your career development.
The successful candidate will also be working directly for an industry renowned Senior Director who has built and established many multi-discipline teams throughout their career and his teams have enjoyed major success
This team is going to be a pure multidiscipline team which can tackle any issue that comes there way and become some of the industries most well-rounded engineers.
Verification Engineer Expected contributions:
- Mentoring and Guiding Engineers and Peers
- Collaborating with Senior Principal Engineers
- Expert level Understanding of different parts of the design & verification cycle.
- Experience working with leading edge EDA tools and process nodes using industry standard languages and methodologies (e.g. Systemverilog, UVM, Formal).
- Working on high volume data centre & enterprise products used by industry leading Companies.
- Experience of working on projects with teams located internationally.
Verification Engineer qualifications and skills:
- 5-10+ years of digital ASIC design and verification experience
- Vast experience of:
- Translating design requirements into RTL
- Deriving functional requirements for verification
- Scripting languages & REST API’s (e.g. Perl/Python/TCL)
- Team player with good verbal and written communication skills
Verification Engineer Desirable skills:
- Experience of Formal Verification (Jasper Gold or VC_Formal)
- Experience using SV UVM 1800.2
- Familiarity with C/C++
- Experience with any of the following storage interfaces: SAS, PCIe, NVMe (preferred) or SATA
Salary and Package:
- Competitive Salaries Ranging From £75,000 – £90,000 (Depending on Level and experience)
- 10%-20% Bonus (based on Company and individual performance)
- 25 days holiday + 8 days Bank Holiday per year.
- 3 Days a week on Site hybrid working
- Pension (matched group pension up to 8%)
- Life Assurance
- Income Protection
- Private Medical
- Employee Assistance Program for Health Well-being, Financial services, Legal services etc
- Training and Development
- Relocation Support (if required)
My client can offer a 3-stage process consisting of a 1st stage Video Call , 2nd Stage Video Call and a 3rd Stage on-site Interview (meet the team and site tour). This process can be completed within 2-3 weeks (based on availability)
Seniority level
Seniority level
Mid-Senior level
Employment type
Employment type
Full-time
Job function
Industries
Semiconductor Manufacturing
Referrals increase your chances of interviewing at Elite People Partners Ltd by 2x
Get notified about new Design Verification Engineer jobs in Oxfordshire, England, United Kingdom.
Abingdon-On-Thames, England, United Kingdom 1 week ago
Oxfordshire, England, United Kingdom 4 weeks ago
Oxford, England, United Kingdom 3 weeks ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr- Location:
- England, United Kingdom
- Salary:
- £100,000 - £125,000
- Job Type:
- FullTime
- Category:
- Engineering